10/593275

IAP12 Rec'd PCT/PTO 1 8 SEP 2006

Docket No.: 050099-0355 PATENT

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of : Customer Number: 20277

Fukashi MORISHITA, et al. : Confirmation Number: Not Yet Assigned

Application No.: Not Yet Assigned : Group Art Unit: Not Yet Assigned

Filed: September 18, 2006 : Examiner: Not Yet Assigned

For: SEMICONDUCTOR MEMORY DEVICE

## **INFORMATION DISCLOSURE STATEMENT**

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

In accordance with the provisions of 37 C.F.R. 1.56, 1.97 and 1.98, the attention of the Patent and Trademark Office is hereby directed to the references listed on the attached form PTO-1449. It is respectfully requested that the references be expressly considered during the prosecution of this application, and that the references be made of record therein and appear among the "References Cited" on any patent to issue therefrom.

This Information Disclosure Statement is being filed with the application and no certification or fee is required.

A copy of the foreign search report is attached for the Examiner's information. Please note this is a PCT application in the entry of the National Phase in the U.S. and copies of the references cited were transmitted by WIPO and are believed to be in the file of the above identified application and readily available to the Examiner. Therefore it is believed that Applicants have met all requirements regarding duty of disclosure under 37

10/5932/5

IAP12 Rec'd PCT/PTO 1 8 SEP 2006

Acknowledgement and consideration of these documents are respectfully CFR 1.56.

requested.

Since the Search Report was from the JPO search authorities, copies of these

references should have been supplied to the USPTO under the trilateral agreement and are

believed to be in the file of the above identified application and readily available to the

Examiner. However, to ensure that these references are available to the Examiner, we are

providing copies of these references herewith.

Respectfully submitted,

McDERMOTT WILL & EMERY LLP

Stephen A. Becker

Registration No. 26,527

600 13<sup>th</sup> Street, N.W. Washington, DC 20005-3096

Phone: 202.756.8000 SAB:sln Facsimile: 202.756.8087

Date: September 18, 2006

Please recognize our Customer No. 20277 as our correspondence address.

SHEET 1 OF 1

					·		<del></del>	<u> </u>	1 OF 1	
INFC	CIT	AT	ON DISCLOS ION IN AN ICATION	SURE	ATTY. DOCKET NO. <b>050099-0355</b>	SERIAL NO. Not Yet Assigned 10/59327				
					APPLICANT Fukashi MORIS	APPLICANT Fukashi MORISHITA, et al.				
(PTO-1449)					FILING DATE September 18, 2006	OUP ot Yet Assigned				
			U.	S. PATEN	T DOCUMENTS	•				
EXAMINER'S INITIALS	CITE NO.	Document Number Number-Kind Code2 (# known)		Publication Da MM-DD-YYYY		of Patentee or Applicant of Cited Document		Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear		
		US 2002-0114191 A1		08/22/2002	lwata et al	a et al.		Corresponds to JP 2003- 86712		
		US	6,204,534	03/20/2001	Adan		Corresponds to JP 10- 209456			
		US					-			
		US					<del> </del>			
	<del>                                     </del>	US		<del></del>			+			
	<u> </u>	1	<u> </u>	FOREIGN PA	TENT DOCUMENTS					
EXAMINER'S INITIALS	CITE NO.	Foreign Patent Document Country Codes -Number 4 -Kind Codes (if known)		Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines Where Relevant Figures Appear		Tran Yes	slation No	
		JP 2003-86712		03/20/2003	TOSHIBA CORP	Corresponds to US 2002-011419 A1			Х	
·		JP 10-209456		08/07/1998	SHARP CORP	Corresponds to US 6,204,534			Х	
	J		P 2002-260381	09/13/2002	TOSHIBA CORP			Х		
<del> </del>	L	L	OTHER AR	T (Including Auth	or, Title, Date, Pertinent Pages, E	ite.)				
EXAMINER'S INITIALS	CITE NO.		le name of the author (in Cal, serial, symposium, catal	APITAL LETTER	or, Title, Date, Pertinent Pages, E S), title of the article (when appro ige(s), volume-issue number(s), p	priate), title of t				
				plications" IE	ole Gate DRAM Technology EE Transactions of Electron No. 12, pp. 2408-2416.				,	
		Kuo, C., et al. "A Capacitorless Double Gate Cell" IEEE Electron Device Letters, June 2002, Vol. 23, No. 6, pp. 345-347.							,	
		Ohsawa, T., et al. "Memory Design Using One-Transistor Gain Cell on SOI" Digest of Technical Papers, IEEE International Solid-State Circuits Conference, February 5, 2002, pp. 152-153, 454-455.								
	<u> </u>	EXA	MINER			DATE CONSIDERED				

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.